Abstract-A new PFC-family of Efficient Wide Range Converters named EWiRaC was recently introduced. EWiRaC has a major advantage in terms of efficiency at low-line and handles challenges like inrush current limiting as an integrated part of the conversion scheme. The main objective of this paper is to investigate the performance of an isolated EWiRaC (I-EWiRaC) in a single-stage PFC configuration.
I. INTRODUCTION In a typical dual-stage PFC system a boost converter is used as a power factor correction preregulator. A cascading dc-dc converter provides isolation and an output voltage lower than the peak input voltage. The boost topology is in particular a good choice for ac/dc conversion but at low line the larger step-up ratio results in great losses in the boost switch.
The EWiRaC places the boost converter in a more ideal setup by inserting a voltage source between the input and the output. This modifies the volt-seconds applied to the boost inductor and enables the output voltage of the PFC stage to be lower than the input voltage. This approach is called the "series voltage source approach" [1, 2, 3, 4] . By isolating the EWiRaC the whole PFC scheme is made possible in a single stage. The I-EWiRaC evolution is shown in Fig. 1 . An implementation of the I-EWiRaC is shown in Fig. 3 . The voltage-sources are replaced by full-bridge configured transformers [1, 3] . The transformers turn ratio used in this paper was 1:1. The input to the converter is the rectified input voltage shown in Fig. 4 (1) where n is the transformers turn ratio and di is the duty cycle for this mode. Step-down mode: Vin>reflected Vout
In this mode a parallel coupling is charging the inductor due to the changed relationship between the input and output voltage. The shifting pattern for this mode is shown in Fig. 7 .
A series coupling is made by activating Ql and Q6 or Q2 and Q5. This will discharge the inductor because the reflected voltage from the transformers on the right side of the inductor is 2 times the output reflected voltage which is larger than the input voltage.
In step down mode the conversion ratio is given by Vout n Vin 2-d2 where n is the transformers turn ratio and d2 is the duty cycle for this mode.
A timing diagram for the voltages and currents of interest is shown in Fig. 8 . 9 shows the conversion ratio in the two modes. I-EWiRaC has no restrictions regarding the output voltage due to the transformer turn ratio. The duty-cycles changes drastically around the mode-shift and with a turn ratio of 1:1 the IEWiRaC has a minimum output limit given by
The limit is set by the step-down conversion ratio M(d2) shown in Fig. 9 . The EWiRaC can also be used in DC-DC conversion where the DC input voltage range varies significantly The volume of the inductor and transformers is actually smaller in the I-EWiRaC. This is caused by a reduction in the applied volt-second product.
The comparison shows that component -volume, -weight andprice in the power stage won't change much. I-EWiRaC has a lower component stress level that will decrease the need for cooling. Marketing wise the higher efficiency can be exploited in terms of a "Green Technology"-scheme.
V. EXPERIMENTAL WORK A 500W version of the I-EWiRaC with 1 85V on the output and a switching frequency of 70kHz has been build and tested for universal voltage mains range operation. Fig. 11 . shows the prototype. The most interesting task was to design a control system that could handle the mode shift well and provide the right duty cycle and switch patterns for six switches. The control scheme is shown in Fig. 12 . The two extra transistors in the I-EWiRaC are not necessarily increasing the actual cost and size of the converter. The necessary amount of silicium for the transistors is basically determined by the transistors peak voltage and conduction currents. The summed values of these variables are almost the same for the two converters and thus the cost and size is unchanged.
The four extra diodes in the I-EWiRaC are increasing the diode count by a factor of two as well as the electrical condition of the diodes are decreased by a factor of 2. Again the component count The UCC3817 is a PFC controller that uses average current mode control in order to maintain a stable, low distortion sinusoidal line current [5] . It produces a control signal that commands an internal PWM to force the correct current. The internal PWM is not designed for switching duty-cycles so the control signal is feed to an external dual PWM circuit.
The PWM signals needed is made by comparing the control signal with 2 saw toothed curves where one of the curves is level shifted as seen in Fig. 13 . The drawback of this approach is that an overlap of the saw tooth curves is unavoidable and it introduces an extra unwanted mode shift.
The logic circuit receives the two PWM signals and a signal called CLOCK. CLOCK enables the logic to determine when to switch between the two different parallel and series couplings of the transformers. The PWM, gate and logic signals for the step up and step down modes plus the extra mode are shown in Fig. 13 .
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F. Calculated losses and effeciency
The worst case operation for the I-EWiRaC occurs in step up mode at low line. The choice of power components is based on calculations for that mode to insure the highest possible efficiency. Table 1 shows the estimated losses for the chosen power components. 
